Course: Custom Digital Layout Techniques
The Custom Digital layout Techniques course focuses on techniques used in the physical design of standard cells, and full custom digital blocks. Starting with the layout of basic MOS transistors, the course develops to cover the more advanced techniques used in creating area efficient full custom digital layouts. |
 |
Course Code
CDLT01
Course Prerequisite
None
Learning Outcomes
- Familiarity with the concepts of CMOS logic processes
- Layout of digital cells
- Silicon area reduction techniques
- Understanding of custom digital floorplanning methodologies
Syllabus Content
- CMOS Logic process overview
- MOS transistor layout
- Silicon area reduction techniques
- Floorplanning methodologies and techniques
- Common custom digital layout techniques
- Power routing strategies
To download an Acrobat pdf version of our training brochure, please right click the link below and choose "Save As"
IC Mask Design Training & Corporate brochure